projects
/
freeside.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
bdddb13
)
extend vitelity integration: start and complete port-in, RT#73618
author
Ivan Kohler
<ivan@freeside.biz>
Sat, 18 Mar 2017 19:12:10 +0000
(12:12 -0700)
committer
Ivan Kohler
<ivan@freeside.biz>
Sat, 18 Mar 2017 19:12:10 +0000
(12:12 -0700)
FS/FS/part_export/vitelity.pm
patch
|
blob
|
history
diff --git
a/FS/FS/part_export/vitelity.pm
b/FS/FS/part_export/vitelity.pm
index
fe56ce2
..
d70929c
100644
(file)
--- a/
FS/FS/part_export/vitelity.pm
+++ b/
FS/FS/part_export/vitelity.pm
@@
-486,9
+486,7
@@
sub check_lnp {
'portid'=>$svc_phone->lnp_portid,
);
- #XXX what $result values mean the port is done?
-
- if ( $result =~ /^complete$/ ) { #"complete"? nfi
+ if ( $result =~ /^Complete/i ) {
$svc_phone->lnp_status('portedin');
my $error = $self->_export_insert($svc_phone);